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Computing the modular division or inverse is one of the most time consuming
operations in several security applications. Performing the operation in hardware
significantly improves the performance of such applications. Two algorithms are
proposed in this work. The first performs modular division in GF(p). It is based
on the Extended Euclidean and binary GCD algorithms. The second computes the
Montgomery modular inverse based on a modified Kaliski modular inverse algo-
rithm. The modification removes the final subtraction step. Parameterized hard-
ware models for both algorithm were developed using VHDL. The models achieve
constant cycle time independent of the operands sizes. The implementation of
the division algorithm occupies nearly half the area and about 30% less critical
path delay compared to previous work. The number of iterations of the inverse
algorithm is 80% less than other constant cycle time implementations.
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CHAPTER 1
INTRODUCTION
Secure communication has become a major concern in recent years. Online trade,
for example, requires the exchange of sensitive information like bank accounts and
credit card numbers. Public key cryptosystems [1] were proposed to eliminate the
need for a shared key between communicating parties. In these cryptosystems, the
sender encrypts the message using a public key that is publicly announced. The
message can be decrypted only knowing a private key which is mathematically
related to the public key. Security of public key cryptosystems relies on the
infeasibility of deducing the private key given the public key which is directly
related to key lengths in bits. Longer keys provide higher security with current
typical key lengths running in the thousands of bits. Examples of public key
cryptosystems include: the Di e-Hellman key exchange [1], ElGamal [2], RSA [3]
and the Elliptic-Curve Cryptosystems (ECC) [4]. Most encryption and decryption
operations in these cryptosystems involve modular arithmetic.
Another application of modular arithmetic is secret sharing and secret
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reconstruction[5]. If a secret is to be stored, m di↵erent shares are generated
out of this secret. Each of these shares does not have any significance by itself.
The secret, however, may be reconstructed using any n (n  m) of these shares.
The parameters m and n are set according to the required level of security.
Modular division and/or modular inverse is one of the most time consuming
modular operations. It is an essential operation in many cryptosystems particu-
larly in ECC and in secret sharing and reconstruction. In ECC, we can only use
the simpler a ne coordinates if the cost of implementing Inversion is reduced to a
point where there will be no benefit at all using other coordinate system designed
to avoid the inversion operation (e.g. projective or Jacobian) [6].
Therefore, building specialized hardware to compute the modular division will
significantly enhance the performance of such systems. This work aims at pro-
ducing an application specific hardware, which can e ciently perform modular
division and inverse. The hardware targets improved speed or smaller area or
both compared to other reported implementations.
This thesis is organized as follows: Chapter 2 reviews previous work. Chapter
3 introduces our proposed algorithm to compute modular division and its corre-
sponding hardware. Our proposed implementation of the Montgomery modular
inverse is described in Chapter 4. Conclusion and future work are given in Chapter
5.
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CHAPTER 2
PREVIOUS WORK
There are two major methods for computing the result of modular division. The
first is through performing the modular division directly and the second is through
finding the modular inverse of the divisor first and then multiplying the result by
the dividend. This chapter reviews the previous work in both approaches.
2.1 Review of Modular Division Algorithms
Work in the first method is typically used in prime fields GF (p) and binary exten-
sion fields GF (2n). Elements in GF (p) are the integers in the range 0 to (p  1).
Arithmetic operations in this field are performed modulo p. Elements of GF (2n)
are polynomials the maximum degree of which is n  1 with coe cients of either
0 or 1. Addition and subtraction are equivalent in GF (2n), both are performed
by XORing the corresponding coe cients of the operand polynomials [7]. When
the degree of a resulting polynomial is greater than or equal to n, it is reduced
modulo some selected irreducible polynomial.
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Modular division algorithms are mostly based on the Extended Euclidean Al-
gorithm (EAA) and the binary Greatest Common Divisor (GCD) algorithm and
its extensions, e.g. the plus minus (PM) algorithm [8]. The Binary GCD algorithm
makes use of the following relations:
• GCD(A,B) = GCD(A  B,B)
• If A is even and B is odd then GCD(A,B) = GCD(A/2, B)
The PM algorithm applies when both A and B are odd where 4 divides either
(A + B) or (A   B), i.e, 4|(A + B) or 4|(A   B) and GCD(A,B) = GCD((A ±
B)/4, B).The EEA and binary GCD algorithms are combined in the Extended
Binary GCD Algorithm (algorithm 1)[8].
Input: X, Y,M ; Where
GCD(M, 2) = 1, 0  X < M, 0 < Y < M,GCD(M,Y ) = 1
Output: Z = X/Y mod M
1 A = Y ; B =M ; U = X; V = 0;
2 while A > 0 do
3 if A mod 2 = 0 then
4 A = A/2; U = U/2 mod M ;
5 else
6 if A   B then
7 A = A  B; U = U   V ;
8 else
9 swap(A,B); swap(U, V );
10 end if
11 end if
12 end while
13 Z = V ;
14 return Z;
Algorithm 1: Extended Binary GCD Algorithm
Tawalbeh et.al. [9] presented a dual field modular division algorithm (algo-
rithm 2). The algorithm computes modular division in both GF (p) and GF (2n).
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Numbers are represented in carry-save representation, with constant addition /
subtraction delay. The core of the datapath uses a 4-2 compressor and a 3-2
adder. These adders are used for operations on the main registers A, B, U and
V . The 3-2 adder is active only when registers A and B are both odd. To re-
duce the number of iterations, the algorithm uses a set of multiplexers to perform
swapping. The algorithm has a fairly simple control flow due to the relatively few
conditional statements.
The algorithm, however, has some drawbacks. It keeps track of the di↵erence
between the magnitudes of registers A and B through the parameter  , which
is a signed two’s-complement binary number. Operations on  , subtraction and
negation, are integer operations with carry-propagation delay. The algorithm,
further, uses two clocks in the same design for latching the outputs of the adders.
Finally, due to the adopted carry-save representation, the loop termination check
for A = 0 is quite a costly operation. They suggested performing this check in
multiple clock cycles since the output value does not change after the algorithm
is complete.
Kihara and Takagi [10] proposed a di↵erent approach (algorithm 3). They
eliminated all operations that require carry propagation. Those operations were
replaced by shift and set/reset operations, significantly reducing the loop iteration
delay. The algorithm reduces the number of iterations by dedicating a hardware
module to divide by 4 if 4|A rather than having to perform two successive di-
visions by 2 in two loop iterations. Compared to the carry-save representation
5
Input: X, Y,M, F ield; Where 0  X < M, 0 < Y < M, 2n 1 < M < 2n
Output: Z = X/Y mod M when Field = GF (p)
Z(x) = X(x)/Y (x) mod M(x) when Field = GF (2n)
1 A = Y ; U = X; B =M ; V = 0;   = 0;
2 while A 6= 0 do
3 if a0 = 0 then
4 A = A/2;
5   =     1;
6 else
7 if   < 0 then
8 swap(A,B);
9 swap(U, V );
10   =   ;
11 end if
12 q = 1;
13 if A+B mod 4 6= 0 AND Field = GF (p) then
14 q =  1;
15 else
16   =     1;
17 end if
18 A = (A+ qB)/2;
19 U = (U + qV );
20 end if
21 U = (U + u0 ⇥M)/2;
22 end while
23 if B = 1 then
24 Z = V ;
25 else
26 Z =M   V ;
27 end if
28 return Z;
Algorithm 2: Dual Field Modular Division Algorithm
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used by Tawalbeh et.al. [9], Kihara and Takagi used Binary Signed Digit (BSD)
representation. While BSD has a constant addition time and simpler check for
zero, it typically requires more logic per bit and hence more area compared to the
carry-save representation.
While enjoying a very high speed, the Kihara-Takagi algorithm has some dis-
advantages. It contains many conditional statements resulting in a long iteration
delay. In addition, detecting divisibility by 4 and performing this division con-
sume a large area, because of the use of a dedicated modular quartering unit
(MQRTR(W,M)).
A third algorithm (algorithm 4) for modular division was proposed by Chen
et.al. [11]. They suggest systolic arrays to reduce carry propagation as opposed to
using a redundant representation. Two systolic array architectures are suggested:
interleaved and non-interleaved. The interleaved architecture has a hardware op-
erating e ciency of 0.5, i.e., the hardware is idle for 50% of the time. It can
perform two independent operations simultaneously in a way to achieve full hard-
ware usage. However, it uses double the number of pipeline registers and requires
twice the number of iterations compared to the non-interleaved architecture. The
ratio of the critical path delay of the interleaved to that of the non-interleaved is
approximately 0.7. The algorithm introduces a method to control the growth of
U by using a flip-flop (p). When a modular reduction step is performed (steps 5,
13 and 17) p is negated.
7
Input: X, Y,M ; Where 2n 1 < M < 2n, GCD(M, 2) = 1 and M is prime
 M  X, Y < M, Y 6= 0
Output: Z = X/Y mod M, ( M < Z < M)
1 A = Y ; B =M ; U = X; V = 0; P = 2n+1; D = 1; s = 1;
2 while p0 6= 1 do
3 if a1a0 = 0 then
4 A = A/4; U =MQRTR(U,M);
5 if s = 0 then
6 if d2 = 1 then s = 1;
7 if d1 = 0 then D = D >> 2;
8 else P = P >> 1; s = 1;
9 else
10 D = D << 2;
11 if p1 = 0 then P >> 2 else P >> 1;
12 end if
13 else if a0 = 0 then
14 A = A/2; U =MHLV (U,M);
15 if s = 0 then
16 if d1 = 1 then s = 1;
17 D = D >> 1;
18 else
19 D = D << 1; P = P >> 1;
20 end if
21 else
22 if a1a0 + b1b0 mod4 = 0 then q = 1;
23 else q =  1;
24 if s = 0 or d0 = 1 then
25 A = (A+ qB)/4; U =MQRTR(U + qV,M);
26 if s = 1 then
27 P = P >> 1; D = D << 1;
28 else
29 if d1 = 1 then s = 1;
30 D = D >> 1;
31 end if
32 else
33 {A = (A+ qB)/4, B = A}; /* performed simultaneously */
34 {U =MQRTR(U + qV,M), V = U};
35 if d1 = 0 then s = 0;
36 D = D >> 1;
37 end if
38 end if
39 end while
40 if b1b0 = 3 or b1b0 =  1 then V =  V ;
41 return Z = V ;
Algorithm 3: Hardware Algorithm for Modular Division
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Input: X, Y,M ; Where |X| < M, 0 < |Y | < M,M < 2n, GCD(Y,M) = 1
and M is odd
Output: Z = X/Y mod M and |Z| < M
1 A = Y ; B =M ; U = X; V = 0;   = n;   = 0; p = ±1;
2 while   > 0 do
3 if a0 = 0 then
4 A = A/2;
5 U = (U + pu0M)/2 mod M ; p =  p;
6 if    0 then   =    1;
7   =     1;
8 else /* A is odd */
9 if (A+B) mod 4 = 0 then q = 1 else q =  1;
10 if     0 then
11 A = (A+ qB)/2;
12 U = U + qV ;
13 U = (U + pu0M)/2 mod M ; p =  p;
14 else
15 {A = (A+ qB)/2, B = A}; /* performed simultaneously */
16 {U = (U + qV ), V = U};
17 U = (U + pu0M)/2 mod M ; p =  p;
18   =   ;
19 end if
20 end if
21 end while
22 if B ⌘ 3 mod 4 then V =  V ;
23 Z = V ;
24 return Z;
Algorithm 4: Modular Division Algorithm for Systolic Implementation
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2.2 Review of Modular Inverse Algorithms
The second major method for performing modular division is a two-step approach.
The first step computes the modular inverse of the divisor and the second step
performs modular multiplication of the result by the dividend. Since computing
the modular inverse takes significantly more time compared to modular multipli-
cation, it will be the focus of this review.
Montgomery [12] introduced an e cient method for multiplication in which
the input integer operands are mapped to another domain (will be referred to as
the Montgomery Domain). As conversion to and from the Montgomery domain
is costly, Montgomery-based operations are most e cient when many operations
are performed in succession.
Montgomery domain is defined by selecting a modulus M and a reference
number r which is relatively prime to M . Typically, r is chosen as a power
of 2 value (2n) where n is the number of bits in M so as to simplify modular
reduction. The image of a given integer number a in the Montgomery domain
(denoted a˙) is given by a˙ = ar mod M . The addition and subtraction operations
are preserved in the Montgomery domain. Multiplication of two numbers a˙, b˙
in the Montgomery domain is defined as c˙ = MM(a˙, b˙) = a˙b˙r 1 mod M . The
relation between the normal and the Montgomery domains is preserved with such
definition of the Montgomery multiplication. If c = ab, c˙ = a˙b˙r 1 = (ar)(br)r 1 =
abr = cr mod M . Montgomery multiplication is also used to convert numbers
between the two domains. For example, a˙ = MM(a, r2) = ar2r 1 = ar and
10
a =MM(a˙, 1) = arr 1 = a.
Kaliski [13], introduced an algorithm to compute the Montgomery modular
inverse of an operand a, which equals a 12n mod M . The algorithm comprises
two phases. The first phase computes GCD(a,M) and postpones halvings related
to modular inverse. The output of the first phase is a 12k mod M where k   n is
the number of postponed halvings. The second phase completes the algorithm by
performing k   n halvings of the result of the first phase.
Input: A,M, n; Where M is odd and n = kMk
Output: ”Not Relatively Prime” or Z = A 12n mod M
1 Algorithm First Phase:
2 U =M ; V = A; R = 0; S = 1; K = 0;
3 while V > 0 do
4 if u0 = 0 then
5 U = U/2;
6 S = 2S;
7 else if v0 = 0 then
8 V = V/2;
9 R = 2R;
10 else if U > V then
11 U = (U   V )/2; R = R + S; S = 2S;
12 else
13 V = (V   U)/2; S = R + S; R = 2R;
14 end if
15 K = K + 1;
16 end while
17 if U 6= 1 then return ”Not Relatively Prime”;
18 if R > M then R = R M ;
19 Algorithm Second Phase:
20 for i = 0 to K   n do
21 if r0 = 0 then R = R/2;
22 else R = (R +M)/2;
23 end for
24 Z =M  R;
25 return Z;
Algorithm 5: Kaliski’s Algorithm For Montgomery Modular Inverse
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The number of iterations of the first phase in Kaliski’s algorithm is at least
n and at most 2n. All intermediate values are between 0 and 2M . These well-
defined properties made the algorithm the basis for almost all following attempts
to calculate the Montgomery modular inverse.
Savas and Koc¸ [14] based their work on Kaliski’s algorithm. They proposed
a multiprecision approach where multiples of the computer’s word (m = i ⇤ w) is
used instead of the arbitrary number of bits inM . They modified the second phase
of the algorithm to match their definition. They used Montgomery multiplication
as a replacement to the repetitive halvings yielding 14% speedup over the original
algorithm. By propoer choise of input operands of Montgomery multiplication,
they managed to obtain the classical modular inverse and the Montgomery inverse
for numbers in the Montgomery domain.
De Domale et.al. [15] proposed an FPGA oriented algorithm based on
Kaliski’s. They allowed the U, V registers to have negative values and used
two’s-complement representation. They removed the magnitude comparison step
(U > V , step 10) and used sign detection to determine the correct operation to be
performed. The proposed datapath suggests the use of carry select adders when
the carry chain exceeds the FPGA’s column height.
Naseer and Savas [16] replaced the magnitude comparison with bitsize com-
parison. Because bitsize comparison is not exact, they introduced a correction
step if the result goes negative in addition to a final correction step if the result
of the first phase is negative. The used adders that support operations in GF (p)
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and GF (2n). They reported 70% speedup over the original algorithm.
Lo´renz and Hlava´cˇ [17] proposed an algorithm to calculate the Montgomery
inverse that does not use subtractions. They based their work on the Savas and
Koc¸’s algorithm [14]. The main di↵erence is that the U register is initialized with
 M instead of M . They showed that the modification does not a↵ect the result
or the number of iterations.
Deng and Zhou [18] worked on improving the first phase of Kaliski’s algorithm.
They reduced the number of iterations by checking for the loop condition U 6= 1
and V 6= 1 instead of V > 0. They also introduced radix-4 and radix-8 versions
of the algorithm. The high-radix algorithms have more conditional statements
and complex hardware implementation. However, they reported an overall speed
up of 11.3% for the radix-4 algorithm (1024 bits) and up to 17.5% for the radix-
8 algorithm (2304 bits). They found that the advantage of using high radix
algorithm is more pronounced with large size operands.
Savas [19] introduced a carry-free architecture to compute the Montgomery
inverse. He used Binary Signed Digit as the number representation and provided
logic design for adders similar to the carry-save design. He restricted a unique
representation of 0 by not allowing the negative and positive bits to be simulta-
neously 1. He used mask registers to keep track of operand sizes and provided a
method to reduce the size if numbers grow larger than a defined limit. He ran a
statistical analysis of the algorithm and showed that the average number of clock
cycles is 12.34n were n is the bit length of the modulus M . Savas’s algorithm
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is a direct implementation of Kaliski’s algorithm using BSD implementation. It
assumes the availability of operand sizes as input parameters.
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CHAPTER 3
ENHANCED MODULAR
DIVISION ALGORITHM
In this chapter, the proposed division algorithm is presented, the algorithm’s proof
of correctness is given, and a hardware model is proposed. Finally, results and a
comparison are discussed.
3.1 The Algorithm
Similar to earlier reported algorithms (Algorithms 2 and 3), the proposed algo-
rithm is based on the Extended Euclidean Algorithm. The algorithm is imple-
mented using the carry-save format, so as to obtain a constant iteration delay
which is independent of the size of the operands. In addition, the carry-save
adder’s area-per-bit requirement is less than that of the binary signed-digit for-
mat.
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The algorithm uses four operands (A, B, U and V ). In each iteration, based on
the value of A and B, an operation is selected to be performed on A and B as well
as on U and V . An upper limit of the magnitude of A is stored in a size. Similarly,
b size stores an upper limit of the magnitude of B. These registers are represented
by shift registers to minimize the iteration delay. The di↵erence a size   b size
is captured in the   parameter. The value of   is represented by a shift register
D and a sign flag s 2 { 1, 1} to reduce the cycle time (  = s ⇥ log2(D)). The
algorithm is shown in algorithm 6. Table 3.1 highlights di↵erences between the
proposed algorithm and previously reported ones.
3.2 Mathematical Analysis
3.2.1 Proof of Correctness
The algorithm maintains the following congruence relations:
A⇥X ⌘ U ⇥ Y mod M (3.1)
B ⇥X ⌘ V ⇥ Y mod M (3.2)
GCD(A,B) = 1 (3.3)
This can be verified by induction:
• At initialization, A = Y and U = X. Therefore, equation 3.1 holds. B =
M and V = 0 therefore equation 3.2 holds. Both equations hold after
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Input: X, Y,M ; Where 0  X < M, 0 < Y < M, M is odd prime
Output: Z = X/Y mod M
1 A = Y ; B =M ; U = X; V = 0;
2 a size = kY k; b size = kMk; D = 2kMk kY k; s =  1;
3 while a size 6= 0 do
4 if a0 = 0 then
5 A = A/2;
6 a size = a size >> 1;
7 if s = 1 then /*   > 0 */
8 D = D >> 1; /*   =     1 */
9 if d0 = 1 then
10 s =  1;
11 end if
12 else /*    0 */
13 D = D << 1 /*   =   + 1 */
14 end if
15 else /* A is odd */
16 if d0 = 0 AND s =  1 then /*   < 0 */
17 A, B;U , V ; a size, b size; s = 1;
18 end if
19 q = 1;
20 if [a1a0] + [b1b0] 6= 0 then /* A+B mod 4 6= 0 */
21 q =  1;
22 end if
23 A = (A+ qB)/2;
24 U = (U + qV );
25 end if
26 e = opp sign(U); /* e = 1 when estimated sign of U is
negative,  1 otherwise */
27 U = (U + e⇥ u0 ⇥M)/2;
28 end while
29 if B = 1 then
30 Z = V ;
31 else
32 Z =  V ;
33 end if
34 return Z;
Algorithm 6: Enhanced Modular Division Algorithm
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Table 3.1: Comparing Algorithm 6 with Algorithms 2 and 3
Algorithm Algorithm 6 Algorithm 2 Algorithm 3
Radix 2 2 4
Number Representation Carry-Save Carry-Save Signed-Digit
  implementation Set/reset and shift Integer Arithmetic Set/reset and shift
Loop Ending Condition Based on size Comparison against 0 Based on size
Initial Size Pre-computed None Assumes full size
initialization regardless of the values of X, Y and M .
• When A is even, the algorithm performs A = A/2 (step 5) and U = U/2
(step 27) dividing both sides of equation 3.1 by 2.
• When A is odd, the algorithm computes A = (A ± B)/2 (step 23) and
U = (U±V )/2 (steps 24 and 27) changing the left hand side of equation 3.1
to (A ± B)/2 ⇥X = (A ⇥X ± B ⇥X)/2. By using equations 3.1 and 3.2
as the induction hypothesis, (A⇥X ± B ⇥X)/2 ⌘ (U ⇥ Y ± V ⇥ Y )/2 =
(U ± V )/2⇥ Y mod M . Substituting U = (U ± V )/2 in the right hand side
of equation 3.1 returns the same final result as the left hand side. Therefore
equation 3.1 holds.
• The algorithm preforms a conditional swap operation (step 17). Due to the
similarity of equations 3.1 and 3.2, the swap operation keeps both equations
holding.
Equation 3.3 is maintained throughout the algorithm since all operations are
defined by the extended binary GCD algorithm (Algorithm 1).
After every iteration, the algorithm reduces the magnitude of A until A = 0.
By equation 3.3, when A = 0, B = ±1. Equation 3.2 becomes: ±X ⌘ V ⇥
18
Y mod M . This means that ±V ⌘ X ⇥ Y  1 mod M .
3.2.2 Numerical Example
The example given in Table 3.2 shows the result of 140/44 mod 151 in 8 bits. The
final result is Z = V = 113 since B = 1. Note that if a swap is performed, the
next operation, (A± B)/2, is done on swapped operands.
Table 3.2: Numerical Example of algorithm 6
Operation A B U V   log2(a size) log2(b size)
Initialization 44 151 140 0  2 6 8
A >> 1 22 151 70 0  3 5 8
A >> 1 11 151 35 0  4 4 8
swap, (A  B)/2 70 11 58 35 4 8 4
A >> 1 35 11 29 35 3 7 4
(A  B)/2 12 11  3 35 3 7 4
A >> 1 6 11 74 35 2 6 4
A >> 1 3 11 37 35 1 5 4
(A  B)/2  4 11 1 35 1 5 4
A >> 1  2 11 76 35 0 4 4
A >> 1  1 11 38 35  1 3 4
swap, (A  B)/2 6  1 74 38 1 4 3
A >> 1 3  1 37 38 0 3 3
(A  B)/2 2  1 75 38 0 3 3
A >> 1 1  1 113 38  1 2 3
swap, (A+B)/2 0 1 151 113 1 3 2
A >> 1 0 1 151 113 0 2 2
A >> 1 0 1 151 113  1 1 2
A >> 1 0 1 151 113  2 0 2
140/44 ⌘ 113 mod 151
3.2.3 Complexity Analysis
The algorithm completes after a size reaches 0. The analysis is based on the
a size and b size values and assumes operations in n bits. Initially, a size and
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b size receive the number of bits in Y and M , respectively. Since 2n 1 < M < 2n,
b size initially equals 2n while the initial a size value ranges from 1 if Y = 1 to
2n if kY k = kMk.
For worst case analysis, let a size = b size = n. The worst case occurs when
the algorithm goes through a swap operation after every division by 2. This results
in 4(n+ 1) iterations. The first part of the path is shown in Table 3.3.
Table 3.3: Worst Case of algorithm 6
Operation Step log2(a size) log2(b size)  
Initialization 2 n n 0
(A± B)/2 23 n n 0
A >> 1 5 n  1 n  1
swap, (A± B)/2 17, 23 n n  1 1
A >> 1 5 n  1 n  1 0
3.3 Hardware Description
Registers
For the algorithm main loop to have a constant delay independent of the size of
input operands, the carry-save format is used for all add/subtract operations in
the loop. This requires that each of the operands (A,B, U and V ) be represented
using two registers; a sum register and a carry register. The A and U registers are
updated each iteration while B and V are updated only after a swap operation.
The operands A, B, U and V are signed and can hold a value up to M .
Therefore, their minimum size is n+1, where the extra bit is for the sign. Although
the values of the operands are less than M , the individual components (sum and
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carry) can be greater than M . Therefore, the sizes are expanded to n + 2 to
capture any extra bits.
Compressors
Arithmetic operations in the algorithm are addition, subtraction and negation.
These are performed using two 4-2 compressors (Comp A and Comp U) and one
3-2 carry-save adder (CSA U). The implementation of algorthim 6 takes one
cycle per iteration. Comp A computes the next value of A and the combination
of Comp U and CSA U finds the next value of U . To reduce the multiplexing
delay, generating the final result Z from register V is performed in a dedicated
CSA named CSA V .
Sign Estimation of U
In every algorithm iteration, the U sum and carry registers (Us and Uc) are up-
dated with the equivalent of U/2 mod M (step 27). If U is even, that is a direct
right shift of U . If U is odd, then ±M is added to make the result divisible by 2.
The choice of either +M or  M does not a↵ect the correctness of the algorithm.
However, repeated addition or subtraction can lead to overflow of the U registers.
To avoid the overflow, a reasonable constraint to enforce is:
 M < U < M (3.4)
If A is even, U = (U ±M)/2 (step 27) is performed only. The choice between
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+M and  M has no e↵ect since  M < (U ±M)/2 < M . If A is odd, U = U ±V
(step 24) is performed then the division by 2 (step 27) is calculated. This operation
can violate constraint 3.4 making  2M < U < 2M .
The chosen approach to meet the constraint is by checking the sign of U . If
the sign of U is positive,  M is selected otherwise +M is selected. However,
exact sign detection is not an e cient operation in carry-save format because it
requires full carry-propagate addition. Therefore, the sign is estimated by adding,
with carry propagation, the most significant bits of Us and Uc.
To determine the minimum number of bits to add, consider operations in n
bits. If t bits were used to estimate the sign of U , the source of error (") is the
discarded least significant n   t bits from the sum and carry components. If all
these bits are 0, " = 0 and if all are 1, " = 2⇥ (2n t   1). Therefore the range of
error is: 0  "  2n t+1   2.
The size of Us and Uc is n+2 bits as stated earlier. By enumerating all possible
cases, the minimum number of bits that meet constraint 3.4 is 3. To simplify the
analysis, let K = 2n 1 and sum be the value of adding the 3 most significant
bits of Us and Uc. Since 2n 1 < M < 2n, K < M < 2K and when t = 3,
"max = 2K   2. Constraint 3.4 becomes  K < U < K in the case of Mmin and
 2K < U < 2K in the case of Mmax. If the initial value of U meets constraint
3.4, by induction the next value of U also meets the constraint. These cases are
shown in Table 3.4. Cells marked with ( ) are not possible since they infer an
initial U outside the range of Mmin. For the same reason, overflow is not possible
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when sum = 3 and the maximum value of U when sum = 3 is 4K   1.
Table 3.4: Number of Bits in Sign Estimation of U
sum Range of U Selected Operation
Result Range
Mmin Mmax
 4 [ 4K, 2K   2] (U +M)/2   ( K, 1)
 3 [ 3K, K   2] (U +M)/2   ( K/2, K/2  1)
 2 [ 2K, 2] (U +M)/2 ( K/2, K/2  1) (0, K   1)
 1 [ K,K   2] (U +M)/2 (0, K   1) (K/2, 3K/2  1)
0 [0, 2K   2] (U  M)/2 ( K/2, K/2  1) ( K, 1)
1 [K, 3K   2] (U  M)/2 (0, K   1) ( K/2, K/2  1)
2 [2K, 4K   2] (U  M)/2   (0, K   1)
3 [3K, 4K   1] (U  M)/2   (K/2, K   1/2)
3.3.1 The Datapath
Direct Hardware Implementation
The datapath is divided into two separate paths: the A, B path and the U , V
path. The control signals (q, a odd and swap) are calculated from the A, B path
and applied to both paths. However, computing these signals in the beginning of
the cycle result in a critical path that includes these computations. Therefore, we
precompute them in the previous cycle. This implementation is shown in Figure
3.1 and Figure 3.2.
The output of Comp A is always even. This means the least significant bits
(LSBs) of the output are either both 0 or both 1. In the former case, the result
can be shifted right without an issue. In the latter case, the two LSBs are added
to the result in the next cycle after division by 2. The same is true for CSA U .
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Figure 3.1: Direct A,B Path
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Figure 3.2: Direct U ,V Path
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Delayed Swapping
In the direct hardware implementation, swapping is performed before supplying
the operands to the compressor using a multiplexer for every compressor input.
This can be avoided by delaying the swap after the compressor. For A and U ,
swapping is done by inverting the output of Comp A and Comp U respectively.
In the case of A + B, the operation is commutative, therefore there is no change
required for swapping. For A   B, the result is negated by inverting all bits of
the compressor outputs. The addition of LSBs for negating the outputs can be
avoided by not adding the LSBs that are required for subtraction. The proof is
shown next. It is based on the relation  X = X + 1 , X =  (X + 1). The
addition is performed in a 4-2 compressor, therefore the computation result has
two components C and S. This implementation is shown in Figure 3.3 and Figure
3.4. This implementation removes one multiplexer from the critical path.
As + Ac +Bs +Bc = As + Ac   Bs   1  Bc   1
= As + Ac   Bs   Bc   2 = C + S
C + S =  (As + Ac   Bs   Bc   2)  1  1
= Bs +Bc   As   Ac + 2  2
= B   A
Pre-Shifting
In order to remove the deferred addition of an LSB and to restrict the range of
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the compressor output, division by 2 (steps 5, 23 and 27) can be achieved by right
pre-shifting of the carry-save components A, B, U , V and M prior being applied
at the inputs of the compressors. As this may result in the loss of the LSBs of
these operands, this loss is compensated for by supplying proper carry inputs to
the compressors. Furthermore, in case of subtraction, two LSBs should be added.
The A,B path and U ,V paths are discussed next and shown in Figure 3.5 and
Figure 3.6.
The A,B path performs A/2 (step 5) when A is even or ((A ± B)/2) (step
23), with a conditional swap operation (step 17), when A is odd. In the first case,
the LSBs of As and Ac (a s0 and a c0) are either both 0 or both 1. When both
are 0, Comp A carry ins are both 0, otherwise Comp A cin2 is set to 1. When
A is odd and operation is addition, the sum a s0 + a c0 + b s0 + b c0 equals 2
because B is always odd. Therefore, after dividing the result by 2, a single 1
should be added and it selected to be in cin2. In the case of subtraction the sum
a s0+a c0 b s0 b c0 equals 0 indicating no loss of significant bits. However, two
LSBs are added (cin1 = cin2 = 1) to achieve the negation of both components of
B when swap is not performed. If there is a swap operation no LSBs are added as
discussed in the delayed swapping implementation. These cases are summarized
in Table 3.5.
Table 3.5: Comp A Carry Inputs
Operation cin1 cin2
A/2 0 a s0
(A+B)/2 0 1
(A  B)/2, no swap 1 1
(A  B)/2, swap 0 0
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Figure 3.5: A,B Path with Pre-Shifting
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The U ,V path performs analogous operations to the A,B path namely U/2,
(U + V )/2 and (U   V )/2. However the result might not be divisible by 2. In
that case, ±M/2 is added to the result to ensure the result is even. Combined
with swapping, the path performs one of 12 operations every algorithm iteration.
There are three carry inputs included in the the path, two in Comp U and one
in CSA U . The value of U can be odd or even. When U is odd, u s0 6= u c0
resulting in a unique case u s0 + u c0 = 1 (U odd). When U is even it can be in
one of two forms: u s0 = u c0 = 0) u s0 + u c0 = 0 referred to as U even 0 and
u s0 = u c0 = 1 ) u s0 + u c0 = 2 referred to as U even 1. The same goes for
V defining V odd, V even 0 and V even 1. The operations of the U ,V path are
discussed next.
• U/2
When doing this operation U is even and A is even. A single LSB is added
when U even 1 and none when U even 0.
• (U ±M)/2
One of these operation occurs if U is odd and A is even. If (U +M)/2 is
performed, the sum u s0 + u c0 + m0 equals 2 indicating a single LSB to
be added. If (U  M)/2 is performed, the sum u s0 + u c0   m0 equals 0
indicating no LSB to be added, however an LSB will be required for negation
of M since M is represented in non-redundant form. This shows that both
adding or subtracting M require adding a single LSB.
29
• (U + V )/2
This operation indicates that the result of adding U to V is even. It can
be inferred that U and V are either both odd or both even. The number of
LSBs to add are summarized in Table 3.6. Entries marked with   are not
possible if this operation is performed.
Table 3.6: Number of Carry Inputs in U ,V Path for Operation (U + V )/2
V odd V even 0 V even 1
U odd 1    
U even 0   0 1
U even 1   1 2
• (U + V ±M)/2
Here U + V is odd meaning one of U and V is even and the other is odd.
Note that the addition or subtraction of M requires one LSB to be added.
The results are in Table 3.7.
Table 3.7: Number of Carry Inputs in U ,V Path for Operation (U + V ±M)/2
V odd V even 0 V even 1
U odd   1 2
U even 0 1    
U even 1 2    
• (U   V )/2, no swap
This operation is performed if the result of U   V is even implying U and
V are either both odd or both even. In addition, two LSBs are added to
negate V . Because of negation, v s0 and v c0 carry negative weight. The
results are shown in Table 3.8.
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Table 3.8: Number of Carry Inputs in U ,V Path for Operation (U   V )/2
V odd V even 0 V even 1
U odd 2    
U even 0   2 1
U even 1   3 2
• (U   V ±M)/2, no swap
One of U and V is odd and one is even since U   V is odd. The LSBs of V
carry negative weight, two LSBs are added for negation and one for adding
or subtracting M . The results are given in Table 3.9.
Table 3.9: Number of Carry Inputs in U ,V Path for Operation (U   V ±M)/2
V odd V even 0 V even 1
U odd   3 2
U even 0 2    
U even 1 3    
• (U   V )/2, swap
The swap operation is performed by inverting the output of Comp U . This
makes the weight of its carry inputs negative. Also, the signs of U and V are
reversed making u s0 and u c0 carry negative weight. No LSBs are added for
negation as discussed in the delayed swapping implementation. The number
of carry ins are shown in Table 3.10. The case U even 1 and V even 0 is
marked with  1 signifying that this LSB has to be added in Comp U not
in CSA U .
• (U   V ±M)/2, swap
Similar to the previous operation, LSBs of U have negative weights, no LSBs
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Table 3.10: Number of Carry Inputs in U ,V Path for Operation (U   V )/2, swap
V odd V even 0 V even 1
U odd 0    
U even 0   0 1
U even 1    1 0
are required for negation, one LSB is added for addition or subtraction of
M . The summary is in Table 3.11.
Table 3.11: Number of Carry Inputs in U ,V Path for Operation (U   V ±M)/2,
swap
V odd V even 0 V even 1
U odd   0 1
U even 0 0    
U even 1 0    
3.3.2 Algorithm Control
The algorithm control is a set of registers that defines the flow of the algorithm.
The set includes D, s, a size and b size. D and s are used to represent   =
a size   b size. They are related to   by the relation:   = s ⇥ log2(D). D is
modeled as a shift register with a single bit set to 1 and s is a single flip-flop. The
value stored in D grows larger after repetitive execution of A = A/2 (step 5). Its
largest value occurs when A = 2n 1, where D will be shifted n 1 times (the high
bit is shifted from bit position n  1 to 0). Therefore, the size of D is n.
The other two operands, a size and b size, represent the number of bits in
A and B respectively. The size is a register with a single bit set to 1 that
denotes the location of the most significant bit of the operand it refers to. To
reduce the area requirement, size is modeled with two registers: pattern (p-
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bits) and count (cs-bits). These values, size, pattern and count are related by
log2(size) = log2(pattern) ⇥ 2cs + count. Table 3.12 gives an example for this
relation when ksizek = 8, p = 2 and cs = 2. The initial value of count is found
by encoding 2cs bits corresponding to the location of the high bit in pattern.
The choice of p and cs can vary but it has to satisfy the relation n = p⇥ 2cs.
The choice a↵ects the cycle time since count is a down counter with its delay
dependent on its size. The optimal choice is when the delay of the counter is
comparable to the delay of the main datapath.
Table 3.12: Relation Between size, pattern and count
log2(size) log2(pattern) count
0 0 0
1 0 1
2 0 2
3 0 3
4 1 0
5 1 1
6 1 2
7 1 3
The initial value of pattern is found by p or trees each taking n/p inputs from
the input operand. If any tree produces a 1, outputs of next trees are disabled.
The result is a single 1 in pattern corresponding to the n/p bits having the most
significant bit of the operand. Figure 3.7 depicts this process.
To find initial count, the input operand is divided into p segments each of
size n/p. Each segment is connected to a bus through a tri-state bu↵er. Each
bu↵er is enabled be the corresponding pattern bit. The bus contains the segment
containing the most significant bit of the operand. It is then supplied to a priority
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Figure 3.7: Pattern Finder
34
encoder to find the value of count. The diagram is shown in Figure 3.8.
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3.4 Implementation Results and Comparison
3.4.1 Number of Cycles
To get the average number of iterations, algorthim 6 was simulated in Java and
compared to algorithm 3. The simulation was done for six moduli sizes (128,
192, 224, 256, 384, 512). For every modulus size, 15000 random divisions were
performed. The same test cases were applied for both algorithms and the results
are shown in Figure 3.9. Since both algorithms estimate the ending condition,
both have an extra number of cycles. These are shown in Figure 3.10. The
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ratios of the average number of cycles and extra cycles of algorthim 6 to those of
algorithm 3 are presented in Figure 3.11. The average percentage of extra cycles
in both algorithms is in Figure 3.12.
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Figure 3.9: Average Number of Cycles
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cles
The number of cycles in algorthim 6 is almost double the number of cycles in
algorithm 3. This is expected since algorithm 3 checks and performs divisibility
by 4 while algorthim 6 performs division by 2. The extra number of cycles are
justified by the same reason. For both algorithms, extra cycles make slightly more
than 10% of the total number of cycles. This similarity indicates that the two
algorithms have almost equivalent ending criterion.
3.4.2 Synthesis Results
The algorithm was modeled in VHDL and simulated exhaustively for all 8-bit
moduli to confirm correctness. The synthesis was performed with Synopsis Design
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Compiler with the ungroup option set. The target library was set to LFoundary
150 nm (PDK LF150i V2 0 0). The comparison is done against algorithm 3 which
was modeled and synthesized using the same tools. The comparison was done for
six moduli sizes (128, 192, 224, 256, 384, 512).
The critical path delay is shown in Figure 3.13 and the ratio in Figure 3.14.
These figures show that algorthim 6 has smaller critical path. This confirms the
simplicity of the control path in algorthim 6 compared to algorithm 3. Area
comparison (Figure 3.15 and Figure 3.16) shows greater advantage for algorthim
6 over algorithm 3 with almost half the occupied area. This is due to the use of
carry-save format which has smaller adder sizes. Figures 3.17, 3.18, 3.19 and 3.20
give the area * delay and area * delay2 for both algorithms and the ratios between
them.
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CHAPTER 4
MODIFIED MONTGOMERY
MODULAR INVERSE
ALGORITHM
This chapter proposes a modified version of Kaliski’s Montgomery modular inverse
algorithm. The proof of correctness and hardware model are presented. The
chapter concludes with simulation results.
4.1 The Algorithm
The algorithm is based on Kaliski’s algorithm (algorithm 5). It introduces a
modification in the last iteration in the first phase. The modification eliminates
the subtraction step (step 24) at the end of algorithm 5. The hardware imple-
mentation uses carry-save format for its constant addition time and smaller area
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requirement.
The algorithm uses four operands (U , V , S and R) in computation. It keeps
track of the bitsize of U and V in u size and v size respectively. The di↵erence
(u size v size) is saved in the   parameter which is represented by a shift register
D and a sign flag s 2 { 1, 1} to reduce the cycle time (  = s ⇥ log2(D)). The
algorithm is shown in algorithm 7. Table 4.1 shows a comparison between the
Algorithm 7 and the one given in [19].
Input: A,M, n; Where 0 < X < M, M is odd prime, n = kMk
Output: Z = A 12n mod M
1 Algorithm First Phase:
2 U =M ; V = A; R = 0; S = 1; K = 0;
3 while U > 0 do
4 if u0 = 0 then
5 U = U/2;
6 S = 2S;
7 else if v0 = 0 then
8 V = V/2;
9 R = 2R;
10 else if V > U then
11 V = (V   U)/2; S = R + S; R = 2R;
12 else /* U   V */
13 U = (U   V )/2; R = R + S; S = 2S;
14 end if
15 K = K + 1;
16 end while
17 Algorithm Second Phase:
18 for i = 0 to K   n do
19 if s0 = 0 then S = S/2;
20 else S = (S +M)/2;
21 end for
22 Z = S;
23 return Z;
Algorithm 7: Modified Kaliski Modular Inverse Algorithm
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Table 4.1: Comparing Algorithm 7 with [19]
Algorithm Algorithm 7 [19]
Final Result A 12n mod M A 122n mod M
Number Representation Carry-Save Signed-Digit
Sign Detection Multiple bits per iteration Single bit per iteration
4.2 Mathematical Analysis
4.2.1 Proof of Correctness
The algorithm maintains the following congruence relations:
A⇥R ⌘  U ⇥ 2K mod M (4.1)
A⇥ S ⌘ V ⇥ 2K mod M (4.2)
This can be verified by induction:
• At initialization U = M , K = 0 and R = 0 therefore equation 4.1 holds.
V = A, K = 0 and S = 1 therefore equation 4.2 holds. Both equations hold
after initialization regardless of the values of A and M .
• When U is even, the algorithm performs U = U/2 (step 5), S = 2S (step
6) and K = K + 1 (step 15). For equation 4.1, U is divided by 2. This is
compensated by incrementing the value of K, keeping the equation holding.
At the same time S is multiplied by 2 to keep equation 4.2 holding.
• Similarly both equations hold when V is even.
• When V > U , the algorithm computes V = (V  U)/2, S = R+S, R = 2R
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(step 11) and K = K + 1 (step 15). Theses steps multiply both sides of
equation 4.1 by 2 and change the left hand side of equation 4.2 to A ⇥
(R + S) = A⇥ R + A⇥ S and the right hand side to (V   U)/2⇥ 2K+1 =
V ⇥ 2K   U ⇥ 2K . By using equation 4.1 and equation 4.2 as the induction
hypothesis, the left hand side changes to  U ⇥ 2K + V ⇥ 2K which is the
same as the right hand side. Therefore, equation 4.2 also holds.
• When U   V , the algorithm computes U = (U   V )/2, R = R + S,
S = 2S (step 13) and K = K + 1 (step 15). Theses steps multiply both
sides of equation 4.2 by 2 and change the left hand side of equation 4.1 to
A⇥(R+S) = A⇥R+A⇥S and the right hand side to  (U V )/2⇥2K+1 =
V ⇥ 2K   U ⇥ 2K . By using equation 4.1 and equation 4.2 as the induction
hypothesis, the left hand side changes to  U ⇥ 2K + V ⇥ 2K which is the
same as the right hand side. Therefore, equation 4.1 also holds.
After every iteration, the algorithm reduces the magnitude of U or V until
U = V = GCD(A,M) = 1. At this point R ⌘  A 12K mod M and S ⌘
A 12K mod M according to equations 4.1 and 4.2. The algorithm then computes
U = (U   V )/2, R = R + S, S = 2S (step 13) and K = K + 1 (step 15) making
U = 0, V = 1, R ⌘ 0 mod M and S ⌘ A 12K mod M .
According to the Theorem 2 in [13], n < K < 2n. The second phase reduces
the value of S to the equivalent of A 12n mod M .
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4.3 Hardware Description
Registers
The implementation uses carry save format for the registers in order to have a
constant cycle time independent of the operand sizes. All the operands (U, V, S
and R) are represented by two registers (sum and carry).
According to Theorem 1 in [13], the intermediate values of U, V, S and R are
between 0 and 2M   1. Thus, the lower bound of register sizes is n + 1. Being
signed, an extra sign bit is added. In addition, the size is expanded to n + 3 to
overcome the possibility that the sum and carry components can be greater than
the theoretical value 2M   1.
The K operand is implemented as a shift register of size 2n + 1 with a single
bit set to 1 and all other bits are 0. The value of K is the position of the 1 bit
in the shift register. The register is shifted one bit position to the left after every
iteration in the first phase of the algorithm. In the second phase, it is shifted to
the right until the bit at position n is 1 signaling algorithm termination.
Compressors
The operations in the algorithm are addition and subtraction. They are performed
using three 4-2 compressors (Comp U , Comp V and Comp RS). Comp U and
Comp V compute the values of U and V respectively. Comp RS is dedicated to
perform operations on R and S in the first phase of the algorithm. Then it is used
in the second phase to perform (S +M)/2 (step 20).
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Sign Detection
In order to detect the sign of a number represented in carry-save, its sum and
carry components have to be added with full carry propagation. To overcome
this, the implementation performs the addition in multiple cycles. In each cycle,
a window of size w is added from the sum and carry components starting at the
most significant w bits. If the results is conclusive, the sign is returned. Otherwise,
the window is shifted to the right. The process is repeated until a conclusive result
is found or the window reaches the least significant w bits of the components.
When estimating the sign by using a window of few most significant bits,
there is a possibility of a carry bit from the adding the least significant bits. Sign
detection is conclusive if this carry bit does not flip the sign bit. The carry bit
can flip the sign bit in two cases:
• When most significant bit is 0 and all other bits are 1.
• When all bits are 1.
The first case is not possible because it incurs an overflow. Therefore, the
second case is the only inconclusive case where the window must be shifted right.
The sign detection algorithm is shown in algorithm 8.
4.3.1 The Datapath
The datapath is a direct implementation of the algorithm. The U , V path is
separate from the R, S path. When the algorithm does a division by 2 (steps
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Input: A, size, w; Where A is in carry save (A = Ac + As); kAk  size ; w
is the number of bits in the window
Output: sign, newSize
1 done = 0; sign =  1; y = size  1; x = size  w; newSize = size;
2 (c out, sum) = Ac[y : x] + As[y : x];
3 if sum[y] = 0 then
4 sign = 1;
5 done = 1;
6 else
7 for i = y   1 to x do
8 if (sum[i] = 0) then
9 sign =  1;
10 done = 1;
11 end if
12 end for
13 end if
14 while done = 0 and x   w do
15 y = y   w;
16 x = x  w;
17 newSize = newSize  w;
18 (c out, sum) = Ac[y : x] + As[y : x];
19 if c out = 1 then
20 sign = 1;
21 done = 1;
22 else
23 for i = y to x do
24 if (sum[i] = 0) then
25 sign =  1;
26 done = 1;
27 end if
28 end for
29 end if
30 end while
31 return sign, newSize;
Algorithm 8: Find Sign Algorithm
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5, 8, 19 and 20), the operands are shifted then applied to the compressor. This
removes the need to correct the output of the compressor. Any bits lost due to
shifting is supplied back through the compressor carry inputs.
When both U and V are odd, the datapath initiates find sign operation to find
the sign of U   V . The find sign component selects the maximum of U size and
V size using the values of s and D. It then creates two copies of s and D. Every
iteration of find sign changes one copy of s and D to represent an increment in
  and changes the other copy to represent a decrement. After every iteration the
size is decremented as well. At the end, if the result is positive or zero, U size is
updated and the incremented version of s and D is saved. Otherwise, V size is
updated and the decremented version of s and D is saved.
The datapath diagram is shown in Figure 4.1 and Figure 4.2.
4.4 Implementation Results and Comparison
4.4.1 Number of Cycles
Our modified Kaliski algorthim (algorthim 7) was simulated in Java and compared
to the original Kaliski algorithm (algorithm 5) and the one proposed by Savas [19].
The simulation was done for 10000 random inverse operations with moduli sizes
in the range 160 - 512 bits. The same test cases were applied for both algorithm
5 and algorithm 7. For the same test conditions, Savas has reported an average
number of cycles of 12.34n [19]. The results are shown in Figure 4.3. The figure
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shows that algorithm 7 has a number of cycles close to algorithm 5 which does
not consume any extra clock cycles since it uses carry propagate addition. As
the window size increases, the sign estimation accuracy improves and the average
number of extra cycles reduces. Figure 4.4 shows the average number of cycles of
algorithm 7 and Savas’s algorithm [19] normalized to that of Kaliski (algorithm
5). We recommend a window size of 2 or 4 since they give an average number
of cycles of 2.89n and 2.39n respectively, i.e a saving of 76% and 80% compared
to [19], while at the same time do not have a significant e↵ect on area and cycle
time.
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CHAPTER 5
CONCLUSION
In this thesis, two algorithms were presented. The first computes modular division
while the second computes the Montgomery modular inverse. Proof of correctness
was provided for both algorithms.
The division algorithm is based on the extended binary GCD algorithm. It
replaces the loop ending condition (comparison against 0) with bit size compari-
son. This reduced the critical path delay and introduced extra clock cycles. The
implementation consumes less area and has lower critical path delay than previous
implementations.
The inverse algorithm is an implementation of a modified version of Kaliski’s
modular inverse algorithm. The modification eliminates one step in the original
algorithm. The implementation does value comparison by doing constant delay
subtraction and detecting the sign of the result in multiple clock cycles. This
implementation improves over previous work by using a window of bits to find the
sign, reducing the overall number of iterations.
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Carry-save format was used in both implementations in order to make the
critical path delay independent of the operand sizes. Carry save is chosen over
binary signed digit for its lower area per bit. The issue related to right shifting
the components of carry save numbers was resolved.
Future Work
• The division algorithm can be improved by trying to reduce the number of
extra clock cycles. This can be achieved by finding more situations to safely
reduce the a size.
• The comparison step in the extended binary GCD algorithm is the most time
consuming step. Doing the comparison in multiple cycles can be compared
to current division implementation in terms of number of iterations and
critical path delay.
• The inverse algorithm uses normal carry propagate adder when detecting
the sign. Other types of adders (e.g. carry look ahead and carry select) can
be used to improve the accuracy when finding the sign while maintaining
the critical path delay.
• The two algorithms have similar properties. Combining them in one im-
plementation could be a research direction, especially if the division was
performed using a direct implementation of the extended binary GCD algo-
rithm.
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